

1784-29087



CHARACTERIZATION OF SILICON-GATE CMOS/SOS INTEGRATED CIRCUITS PROCESSED WITH ION IMPLANTATION

D. S. Woo
RCA Corporation
Solid State Technology Center
Somerville, NJ 08876

January 1982

Final Report for the period 1 September 1979
to 1 September 1980

Contract No. NAS8-31986

FOR EARLY RELEASE TO DISSEMINATION

Because of its significant scientific and technological potential, this information, which has been developed as part of a government program, is being disseminated without the usual restrictions on general publication. This information may be disseminated to the recipient with the express understanding that it is not to be further disseminated to other persons or organizations without the express approval and appropriate action of the originator. This information is to be used only for the purposes stated on any reproduction of this information.

Date of general release Jan 1984

CHARACTERIZATION OF SILICON-GATE CMOS/SOS INTEGRATED CIRCUITS PROCESSED WITH ION IMPLANTATION

**D. S. Woo
RCA Corporation
Solid State Technology Center
Somerville, NJ 08876**

January 1982

**Final Report for the period 1 September 1979
to 1 September 1980**

Contract No. NAS8-31986

**Prepared for
George C. Marshall Space Flight Center
Marshall Space Flight Center, AL 35812**

Page intentionally left blank

Page intentionally left blank

TABLE OF CONTENTS

Section		Page
	SUMMARY	
I.	INTRODUCTION	1
II.	CONVERSION OF MANN TAPE TO MEBES TAPE	2
	A. Introduction	2
	B. Conversion Steps	3
III.	PROCESS	11
	A. Processing of MSFC SC102	11
	B. Delivery	11

LIST OF ILLUSTRATIONS

Figure	Page
1. Versatec checkplot of TCS221 polysilicon level (L-3).....	7
2. Versatec checkplot of TCS221 N+ diffusion level (L-4).....	8

LIST OF TABLES

Table	Page
1. Files, Mask Level, and Identification in NASA-Supplied Mann 600 Tape	2
2. Insertion of Level Number in TCS221.PLT File	4
3. Survey of TCS221.DFL	5
4. Commands for Versatec Checkplot Tape	6
5. Commands to Generate DFL Tape from IBM370 TSO File	9
6. Technology File of TCS221 with TCS148 Insert Test Chip ...	10
7. Wafer Acceptance Test Data of Lot S3001	12

SUMMARY

This Final Report on Contract NAS8-31986 describes the procedure used to generate MEBES masks and produce test wafers from the 10X Mann 1600 Pattern Generator Tape using existing CAD utility programs and the MEBES machine in the RCA Solid State Technology Center. The test vehicle used is the MSFC-designed SC102 Solar House Timing Circuit.

When transforming the Mann 1600 tapes into MEBES tapes, extreme care is required in order to obtain accurate minimum linewidths when working with two different coding systems because the minimum grid sizes may be different for the two systems. The minimum grid sizes are 0.025 mil for MSFC Mann 1600 and 0.02 mil for MEBES. Some snapping to the next grid is therefore inevitable, and the results of this snapping effect are significant when submicron lines are present. However, no problem was noticed in the SC102 circuit because its minimum linewidth is 0.3 mil (7.6 μm).

MEBES masks were fabricated and wafers were processed using the silicon-gate CMOS/SOS and aluminum-gate COS/MOS processing developed in the earlier phases of Contract NAS8-31986.

I. INTRODUCTION

The purpose of this project was to use the Manufacturing Electron Beam Exposure System (MEBES) mask-making equipment to generate a set of microcircuit masks from magnetic tape furnished by Marshall Space Flight Center (MSFC) and to process SOS and bulk technology versions of the circuit up to the metallization steps.

The data on the tape is in the Mann 1600 Pattern Generator data format which is 512 characters per record. The circuit is a MSFC-designed Solar Cell House Timing Circuit SC102 which is 162x131 mil with a minimum linewidth of 0.3 mil. Two sets of masks for use with two different process technologies are required for the circuit; one set (TCS221) is for the double-layer metal silicon-gate CMOS/SOS, and the other set (TCS261) is for the aluminum-gate COS/MOS bulk silicon.

RCA used the generated MEBES mask sets to fabricate the MSFC102 circuits using the silicon-on-sapphire (SOS) and bulk silicon technologies and using the RCA developed all-ion-implanted techniques for control of impurities. Both SOS and bulk silicon wafers were completed to the point of the first level of metallization, then shipped to MSFC with the necessary masks for completion of the devices at MSFC.

II. CONVERSION OF MANN TAPE TO MEBES TAPE

A. INTRODUCTION

In this section, the various steps used to generate the MEBES tapes for the MSFC102 circuits are discussed. The generation of masks from the MEBES tape was performed using the standard ETEC-supplied procedures and this part of the procedures is not covered in this report. The Mann 1600 tape supplied by MSFC included the various levels in a total of 20 files, shown in Table 1.

TABLE 1. FILES, MASK LEVEL, AND IDENTIFICATION IN
NASA-SUPPLIED MANN 600 TAPE

<u>File</u>	<u>Level</u>	<u>Identification or Function</u>
SOS TCS221		
1	1	P-epi islands SOS
2	2	N-epi islands SOS
3	3	Poly definition SOS
4	4	N+ diffusion definition SOS
5	5	Contact definition SOS
6	6	First metal definition SOS or bulk
7	7	Intermetal oxide cut SOS or bulk
8	8	Second metal definition SOS or bulk
9	9	Passivation oxide cut SOS or bulk
10	10	P+ diffusion definition SOS
11	11	P & N epi islands (combining levels 1 & 2 together) SOS
Bulk Silicon TCC261		
12	1	P well bulk
13	2	P+ diffusion definition bulk
14	3	N+ diffusion definition bulk
15	4	Thick oxide cut bulk
16	5	Contact definition bulk
17	6	First metal definition SOS or bulk
18	7	Intermetal oxide cut SOS or bulk
19	8	Second metal definition SOS or bulk
20	9	Passivation oxide cut SOS or bulk

Note that levels 6 through 9 are common to both SOS and the bulk technology. Note also that level 11 of the SOS mask set is a combination of levels 1 and 2.

The form of the information on the Mann 1600 tape was first transformed into the RCA DFL data format. The next steps were to generate a PLOT file, perform some editing, and finally generate a Versatec plot. The detailed steps are summarized below.

B. CONVERSION STEPS

1. Transform the Mann 1600 data to the DFL format and generate a DFL tape. The tape is named TCS221.DFL.
2. Load the TCS221.DFL tape into the IBM 370 TSO system.
3. Transform into a PLOT file using the command "SI TCS221 DFL AS SC102 PLT."
4. Edit the PLOT file and insert the mask level numbers as shown in Table 2. This mask level number is required to separate levels in the PLOT file.
5. The original Mann 1600 code will generate 10X reticles; therefore, the code needs to be reduced to 1X by the command "SI TCC221.PLT AS TCS221,PFL SCO.1."
6. Survey the TCS221.DFL File using "SURVEY TCS221,DTL L1." The results are shown in Table 3.
7. Generate a Versatec plotting tape using the survey command as shown in Table 4.
8. Plot checkplots and inspect them. Versatec plots of Levels 3 and 4 of TCS221 are shown in Figs. 1 & 2.
9. Generate DFL Tape from TCS221.DFL File by using the commands shown in Table 5.
10. Load the DFL Tape into the Applicon and convert the DFL to Applicon Graphix System Units.

For Mann 1600 Tape	0.025 mil = 1 AGS unit
MEBES Tape	0.02 mil = 1 AGS unit
11. Generate Technology File as shown in Table 6.
12. Generate MEBES tape using the Technology File.
13. Generate MEBES mask (master).
14. Make working plate from master.

TABLE 2. INSERTION OF LEVEL NUMBER IN TCS221.PLT FILE

```

LIST TCS221.PLT
TCS221.PLT
00560 .....
00570 .....
00580 0 X2540Y3617.5 R120 T40 L120 B40
00590 0 X2660Y3617.5 R120 T40 L120 B40
00600 0 X2779.45024Y3617.5 R30.49984 T40 L30.49984 B40
00610 0 X1190Y3628.95008 R40 T28.5 L40 B28.5
00620 0 X1975Y3630 R25 T10 L25 B10
00630 0 X1999.95008Y3630 R24.5 T20 L24.5 B20
00640 0 X1975Y3610 R25 T10 L25 B10
00650 : LEVEL 2 COMPLETE
00660 N 3
00670 : "MSFC STAR LEVEL 3, POLY DEFINITION 1728 GATE CMOS SOS ARRAY
00680 : "NEGATIVE DEVELOP 3X3 GLASS S&R X=162.0 Y=131.0
00690 0 X1975Y675.45 R25 T34.5 L25 B24.5
00700 0 X1999.95008Y700 R24.5 T25 L24.5 B25
00710 0 X1170Y1322.5 R120 T20 L120 B20
00720 0 X1639.45Y1322.5 R50.5 T20 L50.5 B20
00730 0 X1340Y1322.5 R120 T20 L120 B20
00740 0 X1460Y1322.5 R120 T20 L120 B20
00750 .....
00760 .....
00770 0 X1700Y1322.5 R120 T20 L120 B20
00780 0 X1820Y1322.5 R120 T20 L120 B20
00790 0 X1940Y1322.5 R120 T20 L120 B20
00800 0 X1999.95008Y3290 R24.5 T20 L24.5 B20
00810 0 X1975Y3310 R25 T10 L25 B10
00820 : LEVEL 3 COMPLETE
00830 N 4
00840 : "MSFC STAR LEVEL 4, N+ DEFINITION 1728 GATE CMOS SOS ARRAY
00850 : "POSITIVE DEVELOP 3X3 GLASS S&R X=162.0 Y=131.0
00860 0 X1783.5Y1487.45008 R17 T8.5 L17 B8.5
00870 0 X1679.5Y1487.45008 R17 T8.5 L17 B8.5
00880 0 X1655.5Y1487.45008 R17 T8.5 L17 B8.5
00890 0 X1631.5Y1487.45008 R17 T8.5 L17 B8.5
00900 .....
00910 .....
READY

```

TABLE 3. SURVEY OF TCS221.DFL

READY

ART

 4 / 2 / 80 *****
 1. HELP IS NOW AVAILABLE FOR ART (SEE ARTNEWS)

 CUR ART VERSION 12Z 22:02:18 04/27/80

TSD-SURVEY TCS221.DFL LI

SURVEY ENTERED VER. 12B

***** NO ERRORS DETECTED

MASK LEVEL	# L'S	# P'S	# D'S	# E'S	# H'S	TOTAL
3	0	0	14217	0	0	14217
4	0	0	1733	0	0	1733
5	0	0	3921	0	0	3921
6	0	0	3287	0	0	3287
7	0	0	1716	0	0	1716
8	0	0	1999	0	0	1999
9	0	0	130	0	0	130
10	0	0	1767	0	0	1767
11	0	0	3537	0	0	3537
*****TOTAL	0	0	32307	0	0	32307

0 DEFINITIONS

0 Q-CALLS

TOTAL DFL SEGMENTS:	32353	TOTAL DFL WORDS:	161977
---------------------	-------	------------------	--------

	X	Y
MIN	20.0000	60.0000
MAX	379.9998	339.9998

SURVEY COMPLETED

TABLE 4. COMMANDS FOR VERSATEC CHECKPLOT TAPE

```

TSO*BATCH
BATCH*PI VE
BATCH*SCALE 200
BATCH*UFR 20.00,000.000
BATCH*CH TC8221.DFL 002:4815:581:600:781+00:8819:9820:1085:1188 E
BATCH*SUS FR
-----CLASS--11-----
CPU TIME IN MINUTES = 20
PLEASE TYPE VERSATEC TAPE NAME (6 CHARACTERS)
R0885 49
JOB R0A785H(J0805132) SUBMITTED
TSO*CU
READY.
ST
JOB R0A785H(J0805132) WAITING FOR EXECUTION, IN HOLD STATUS
READY
LOGOFF
R0A785S LOGGED OFF TSO AT 23:44:09 ON APRIL 27, 1980

```




Figure 1. Versatec checkplot of TCS221 polysilicon level (L-3).






Figure 2. Versatec checkplot of TCS221 N+ diffusion level (L-4).

TABLE 5. COMMANDS TO GENERATE DFL TAPE FROM IBM370 TSO FILE

ERT

```
*****
#####1##### 4 / 2 / 80 #####
1. HELP IS NOW AVAILABLE FOR ERT (SEE ERTNEW1)
*****
CUR      ERT      VERSION 122      23:08:07      04/27/80
```

TSO*2A

BATCH*SIFT TOS221.DFL AS MT:1

PLEASE TYPE THE TAPENAME00175

BATCH*EUR FF

CLASS = 0

OTHER = U

CPU TIME IN MINUTES = 1
JOB R067850(J0985109) SUBMITTED

TSO*QUIT
READY

TABLE 6. TECHNOLOGY FILE OF TCS221 WITH TCS148 INSERT TEST CHIP

TCS221.TECHFILE.DATA

PRODUCT LINE: SOS
 PRODUCTION TYPE: CONTACT
 P.G. TYPE: ETEC
 MASK SIZE: 4
 S&R MASK INSP: OR
 PROD MASK INSP: TS
 PROD MASK MAT: 3,L 4,L 5,L 6,L 7,L 8,L 9,L 10,L 11,L
 GEOMETRY: POSITIVE
 LEVEL NAME: 3,POLY 4,N+ 5,CNT 6,MET1 7,VIA 8,MET2 9,
 9,PAD 10,P+ 11,ILDS
 GRID: 3,N 4,N 5,Y 6,N 7,Y 8,N 9,Y 10,N 11,N
 PROD MASK AMT: 3,2 4,2 5,2 6,2 7,2 8,2 9,2 10,2 11,2
 DIAG KEY 1 LEV: 3,3 4,4 5,5 6,6 7,7 8,6 9,7 10,9 11,8
 CHIP UNITS: MILS
 WAFER SIZE: 3
 WAFER GEOMETRY: CIRCLE
 CHIP ADDRESSING: HALF MICRON
 PATTERN GENERATOR SCALE: 1
 TONE: 3,- 4,+ 5,+ 6,- 7,+ 8,- 9,+ 10,+ 11,-
 DROP OUT CODE: 4
 DIAG KEY 1 NAME: TCS148ZB
 BORDER OVERLAP: 0.0
 ROUNDOFF: 0,0

III. PROCESS

A. PROCESSING OF MSFC SC102

Three lots each of silicon-gate CMOS/SOS and aluminum-gate COS/MOS bulk silicon were processed using the all-ion-implantation process* developed under this same contract. All wafers were processed to the point of the first-level metallization. Aluminum was patterned on two control wafers from each lot. The wafers were alloyed, and before shipment to NASA, a Wafer Acceptance Test (WAT) was performed to verify that every processing step was done properly. A sample of the WAT report is given in Table 7.

B. DELIVERY

Twenty-nine 3-in. wafers of TCS221 and forty-two 3-in. wafers of TCC261 were delivered to MSFC along with master plates of the MEBES mask set and working plates.

*D. S. Woo, "Characterization of Silicon-Gate CMOS/SOS Integrated Circuits Processed With Ion Implantation," Final Report prepared for Marshall Space Flight Center under Contract No. NAS8-31986, May 1980.

TABLE 7. WAFER ACCEPTANCE TEST DATA OF LOT S3001

WO# E012-1767

N.A.S.A. (D.WOO)

INDIVIDUAL-LOT ANALYSIS (SOS)

LOT=S3001

TYPE=TCS221

DATE=09/04/88-11/04/88

PROC =SKN11

#CHIP= 2

RCA

SSTC

		N-CHANNEL				P-CHANNEL				
		L=4um	5um	6um	7um	4um	5um	6um	7um	
TR1	Vt (V,0A)	0.65	0.78	0.92	0.87	0.71	0.78	0.86	0.93	
	Idss (nA)	0.00	51.31	30.34	11.47	24.80	19.55	5.72	5.63	
	BVds (V)	10.24	17.13	20.44	23.65	24.27	28.48	29.83	30.74	
	K (uA/V2)	167.28	113.32	90.80	73.85	135.39	90.31	69.02	55.42	
	ID(mA,G5.D5)	2.66	1.79	1.46	1.19	2.35	1.62	1.13	0.95	
	ID(mA, 5,10)	3.73	2.45	1.97	1.53	2.68	1.78	1.30	1.04	
	ID(mA,10, 5)	6.94	5.20	4.44	3.73	6.79	5.04	3.71	3.28	
	ID(mA,10,10)	8.16	6.14	5.27	4.45	8.04	5.99	4.46	3.95	
Kn/Kp: Vn+Vp		2.49	2.54	2.64	2.66	1.35	1.56	1.69	1.80	
TR2	Vt (V,0A)	0.86	0.87	0.86	0.84	0.91	0.94	0.99	0.95	
	Idss (nA)	6.72	3.94	5.54	2.86	4.15	3.13	3.88	2.38	
	K (uA/V2)	110.96	87.11	73.57	62.38	86.36	67.29	55.07	47.76	
	ID(mA,G5.D5)	1.91	1.48	1.26	1.06	1.63	1.23	0.97	0.84	
	ID(mA, 5,10)	2.42	1.79	1.48	1.23	1.76	1.30	1.02	0.87	
	ID(mA,10, 5)	6.18	4.38	4.13	3.54	5.66	4.39	3.57	3.06	
	ID(mA,10,10)	7.39	5.91	5.04	4.31	6.83	5.37	4.39	3.79	
	Kn/Kp: Vn+Vp	2.57	2.58	2.66	2.59	1.77	1.82	1.85	1.79	
RO(ns: XYLD)		1.58	1.85	2.91	3.87	50.00	100.00	100.00	50.00	
		LN1=L WN1=50um	LN2=2L WN2=100um		LP1=L WP1=100um		LP2=2L WP2=200um			
				AVG		STDV	#WC			
BVox (V)		NMOS		49.69		15.66	8			
		PMOS		55.30		13.24	8			
METAL STEP COVERAGE (Ohm)										
100-Sq METAL + 44 STEPS				2.33		0.26	8			
.66Rc+56Rs(POLY) (k-Ohm)				3.44		1.17	8			
FOR POLY-METAL Rc(Sum X i0um)										
Rs (Ohm/Sq)		NMOS-DS		76.18		2.78	8			
at 1mA		PMOS-DS		38.67		2.44	8			
		NMOS-POLY		445.64		38.57	8			
		PMOS-POLY		50.32		1.78	8			
Rc-Coeff		NMOS-DS		1.11		0.07	8			
(10uA/1mA)		PMOS-DS		1.00		0.00	8			
		NMOS-POLY		1.00		0.00	8			
		PMOS-POLY		1.00		0.00	8			
GATED-DIODE		FWD at 100uA (V)		1.55		0.19	7			
TO Vss		REV at 10uA (V)		25.99		4.13	7			
GATED-DIODE		FWD at 100uA (V)		1.21		0.05	8			
TO Vdd		REV at 10uA (V)		30.54		1.31	8			
ZENER-DIODE		REV1 at 10uA (V)		23.32		2.15	6			
5-STACK		REV2 at 10uA (V)		23.53		2.11	8			

1. Report No.		2. Government Accession No.		3. Recipient's Catalog No.	
4. Title and Subtitle CHARACTERIZATION OF SILICON-GATE CMOS/SOS INTEGRATED CIRCUITS PROCESSED WITH ION IMPLANTATION				5. Report Date January 1982	
				6. Performing Organization Code	
7. Author(s) D. S. Woo				8. Performing Organization Report No. RCA-PRRL-81-CR-19	
9. Performing Organization Name and Address RCA Corporation Solid State Technology Center Somerville, NJ 08876				10. Work Unit No.	
				11. Contract or Grant No. NAS8-31986	
12. Sponsoring Agency Name and Address George C. Marshall Space Flight Center Marshall Space Flight Center, AL 35812				13. Type of Report and Period Covered Final Report 9-1-79 to 9-1-80	
				14. Sponsoring Agency Code	
15. Supplementary Notes					
16. Abstract <p>This Final Report describes the procedure used to generate MEBES masks and produce test wafers from the 10X Mann 1600 Pattern Generator Tape using existing CAD utility programs and the MEBES machine in the RCA Solid State Technology Center. The test vehicle used is the MSFC-designed SC102 Solar House Timing Circuit.</p> <p>MEBES masks were fabricated, and wafers were processed using the silicon-gate CMOS/SOS and aluminum-gate COS/MOS processing developed in the earlier phases of this contract.</p>					
17. Key Words (Selected by Author(s)) MEBES masks Manufacturing Electron Beam Exposure System CMOS/SOS COS/MOS				18. Distribution Statement	
19. Security Classif. (of this report) Unclassified		20. Security Classif. (of this page) Unclassified		21. No. of Pages 18	
				22. Price*	

* For sale by the Clearinghouse for Federal Scientific and Technical Information, Springfield, Virginia 22151.